Please use this identifier to cite or link to this item: https://hdl.handle.net/10216/84987
Author(s): Manuel G. Gericota
Gustavo R. Alves
José M. Ferreira
Contributor(s): Miguel L. Silva
Title: On-line defragmentation for run-time partially reconfigurable FPGAs
Issue Date: 2002
Abstract: Dynamically reconfigurable systems have benefited from a new class of FPGAs recently introduced into the market, which allow partial and dynamic reconfiguration at run time, enabling multiple independent processes from different applications to share the same device, swapping them as needed. When the sequence of tasks to be performed is not predictable, resource allocation decisions have to be made online, producing fragmentation of the FPGA logic space. A rearrangement may be necessary to get enough contiguous space to efficiently implement new incoming processes, avoiding the spreading of their components and, as a result, the degradation of their performance. This paper presents a novel active replication mechanism for configurable logic blocks (CLBs), able to implement online rearrangements, defragmenting the available FPGA resources without disturbing currently running processes.
Subject: Engenharia electrotécnica, Engenharia electrotécnica, electrónica e informática
Electrical engineering, Electrical engineering, Electronic engineering, Information engineering
Scientific areas: Ciências da engenharia e tecnologias::Engenharia electrotécnica, electrónica e informática
Engineering and technology::Electrical engineering, Electronic engineering, Information engineering
URI: https://repositorio-aberto.up.pt/handle/10216/84987
Source: Proceedings of the 12th international Conference on Field Programmable Logic andApplications (FPL'02)
Document Type: Artigo em Livro de Atas de Conferência Internacional
Rights: openAccess
License: https://creativecommons.org/licenses/by-nc/4.0/
Appears in Collections:FEUP - Artigo em Livro de Atas de Conferência Internacional

Files in This Item:
File Description SizeFormat 
65736.pdfOn-line defragmentation for run-time partially reconfigurable FPGAs1.1 MBAdobe PDFThumbnail
View/Open


This item is licensed under a Creative Commons License Creative Commons