Please use this identifier to cite or link to this item: https://hdl.handle.net/10216/84987
Full metadata record
DC FieldValueLanguage
dc.contributor.otherMiguel L. Silva
dc.creatorManuel G. Gericota
dc.creatorGustavo R. Alves
dc.creatorJosé M. Ferreira
dc.date.accessioned2019-02-03T05:43:44Z-
dc.date.available2019-02-03T05:43:44Z-
dc.date.issued2002
dc.identifier.othersigarra:65736
dc.identifier.urihttps://repositorio-aberto.up.pt/handle/10216/84987-
dc.description.abstractDynamically reconfigurable systems have benefited from a new class of FPGAs recently introduced into the market, which allow partial and dynamic reconfiguration at run time, enabling multiple independent processes from different applications to share the same device, swapping them as needed. When the sequence of tasks to be performed is not predictable, resource allocation decisions have to be made online, producing fragmentation of the FPGA logic space. A rearrangement may be necessary to get enough contiguous space to efficiently implement new incoming processes, avoiding the spreading of their components and, as a result, the degradation of their performance. This paper presents a novel active replication mechanism for configurable logic blocks (CLBs), able to implement online rearrangements, defragmenting the available FPGA resources without disturbing currently running processes.
dc.language.isoeng
dc.relation.ispartofProceedings of the 12th international Conference on Field Programmable Logic andApplications (FPL'02)
dc.rightsopenAccess
dc.rights.urihttps://creativecommons.org/licenses/by-nc/4.0/
dc.subjectEngenharia electrotécnica, Engenharia electrotécnica, electrónica e informática
dc.subjectElectrical engineering, Electrical engineering, Electronic engineering, Information engineering
dc.titleOn-line defragmentation for run-time partially reconfigurable FPGAs
dc.typeArtigo em Livro de Atas de Conferência Internacional
dc.contributor.uportoFaculdade de Engenharia
dc.subject.fosCiências da engenharia e tecnologias::Engenharia electrotécnica, electrónica e informática
dc.subject.fosEngineering and technology::Electrical engineering, Electronic engineering, Information engineering
Appears in Collections:FEUP - Artigo em Livro de Atas de Conferência Internacional

Files in This Item:
File Description SizeFormat 
65736.pdfOn-line defragmentation for run-time partially reconfigurable FPGAs1.1 MBAdobe PDFThumbnail
View/Open


This item is licensed under a Creative Commons License Creative Commons