Please use this identifier to cite or link to this item:
https://hdl.handle.net/10216/84553
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.creator | Gustavo R. Alves | |
dc.creator | Manuel G. Gericota | |
dc.creator | José L. Ramalho | |
dc.creator | José M. M. Ferreira | |
dc.date.accessioned | 2019-02-02T04:16:27Z | - |
dc.date.available | 2019-02-02T04:16:27Z | - |
dc.date.issued | 1993 | |
dc.identifier.other | sigarra:52337 | |
dc.identifier.uri | https://repositorio-aberto.up.pt/handle/10216/84553 | - |
dc.description.abstract | Boundary scan is now the most promising technology for testing high-complexity printed circuit boards. The number of BST components available to board-level designers is however still restricted, limiting the achievable fault coverage. The requirements to improve board-level testability are analyzed, and a corresponding set of testability building blocks are proposed. A high flexibility and reduced cost solution is described, which implements these blocks on medium-complexity PLDs using a simple and powerful HDL. | |
dc.language.iso | eng | |
dc.relation.ispartof | Proceedings of the European Design Automation Conference | |
dc.rights | openAccess | |
dc.rights.uri | https://creativecommons.org/licenses/by-nc/4.0/ | |
dc.subject | Engenharia electrotécnica, Engenharia electrotécnica, electrónica e informática | |
dc.subject | Electrical engineering, Electrical engineering, Electronic engineering, Information engineering | |
dc.title | HDL approach to board-level BIST | |
dc.type | Artigo em Livro de Atas de Conferência Internacional | |
dc.contributor.uporto | Faculdade de Engenharia | |
dc.identifier.doi | 10.1109/EURDAC.1993.410669 | |
dc.subject.fos | Ciências da engenharia e tecnologias::Engenharia electrotécnica, electrónica e informática | |
dc.subject.fos | Engineering and technology::Electrical engineering, Electronic engineering, Information engineering | |
Appears in Collections: | FEUP - Artigo em Livro de Atas de Conferência Internacional |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
52337.pdf | An HDL Approach to Board-Level BIST | 369.68 kB | Adobe PDF | View/Open |
This item is licensed under a Creative Commons License