Please use this identifier to cite or link to this item:
Author(s): André Fidalgo
Manuel Gericota
Gustavo Alves
José Ferreira
Title: Real time fault injection using on chip debug infrastructures: a case study
Issue Date: 2006
Abstract: As electronic devices get smaller and more complex, dependability assurance is becoming fundamental for many mission critical computer based systems. This paper presents a case study on the possibility of using the on-chip debug infrastructures present in most current microprocessors to execute real time fault injection campaigns. The proposed methodology is based on a debugger customized for fault injection and consists of injecting bit-flip type faults on memory elements without modifying or halting the target application. Three different configurations are compared in terms of performance, area overhead and communication bus width. The basic debugger design is easily portable and applicable to different architectures, providing a flexible and efficient mechanism for verifying and validating fault tolerant components.
Subject: Engenharia electrotécnica, electrónica e informática
Electrical engineering, Electronic engineering, Information engineering
Scientific areas: Ciências da engenharia e tecnologias::Engenharia electrotécnica, electrónica e informática
Engineering and technology::Electrical engineering, Electronic engineering, Information engineering
Source: Proceedings of the 21st Conference on Design of Circuits and Integrated Systems (DCIS 06)
Document Type: Artigo em Livro de Atas de Conferência Internacional
Rights: openAccess
Appears in Collections:FEUP - Artigo em Livro de Atas de Conferência Internacional

Files in This Item:
File Description SizeFormat 
58736.pdfReal Time Fault Injection Using On Chip Debug Infrastructures: A Case Study312.91 kBAdobe PDFThumbnail

This item is licensed under a Creative Commons License Creative Commons