Please use this identifier to cite or link to this item: https://hdl.handle.net/10216/97849
Full metadata record
DC FieldValueLanguage
dc.creatorJoão Cardoso
dc.creatorPedro C. Diniz
dc.creatorZlatko Petrov
dc.creatorKoen Bertels
dc.creatorMichael Huebner
dc.creatorHans Someren
dc.creatorFernando Gonçalves
dc.creatorJose Gabriel Coutinho
dc.creatorGeorge A. Constantinides
dc.creatorBryan Olivier
dc.creatorWayne Luk
dc.creatorJuergen Becker
dc.creatorGeorgi Kuzmanov
dc.creatorFlorian Thoma
dc.creatorLars Braun
dc.creatorMatthias Kühnle
dc.creatorRazvan Nane
dc.creatorVlad Mihai Sima
dc.creatorKamil Krátký
dc.creatorJosé Carlos Alves
dc.creatorJoão Canas Ferreira
dc.date.accessioned2022-09-10T12:57:10Z-
dc.date.available2022-09-10T12:57:10Z-
dc.date.issued2011
dc.identifier.othersigarra:64432
dc.identifier.urihttps://hdl.handle.net/10216/97849-
dc.language.isoeng
dc.relation.ispartofReconfigurable Computing: From FPGAs to Hardware/Software Codesign
dc.rightsrestrictedAccess
dc.subjectEngenharia electrotécnica, electrónica e informática
dc.subjectElectrical engineering, Electronic engineering, Information engineering
dc.titleREFLECT: rendering FPGAs to multi-core embedded computing
dc.typeCapítulo ou Parte de Livro
dc.contributor.uportoFaculdade de Engenharia
dc.identifier.authenticusP-00N-G4M
dc.subject.fosCiências da engenharia e tecnologias::Engenharia electrotécnica, electrónica e informática
dc.subject.fosEngineering and technology::Electrical engineering, Electronic engineering, Information engineering
Appears in Collections:FEUP - Capítulo ou Parte de Livro

Files in This Item:
File Description SizeFormat 
64432.pdf
  Restricted Access
5.66 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.