1. Repositório Aberto da Universidade do Porto
2. FEUP - Faculdade de Engenharia
3. FEUP - Dissertação

Autor(es):	Carlos Jorge Matos Carneiro de Sousa
Título:	Embedded Scheduler for Dynamically Reconfigurable Accelerators
Data de publicação:	2016-07-21
Descrição:	Nowadays, the volume of data and application complexity is growing sharply. Simultaneously, embedded systems are becoming more widely used. To keep up with the increasing need of computational power, it is required to design faster and more power efficient circuits. However, as size decreases and the density of circuits increases the present day solutions are steadily hitting their maximum capability. With this in mind, it is necessary to develop new computer architectures. One approach is to have a dynamically reconfigurable system. The existence of configurable hardware would allow optimizing the execution of small parts of the application's execution, leading to an overall speedup of the system. The main goal of this project is to implement an embedded scheduler capable of, during runtime, generating the specification and the operation schedule of a Reconfigurable Processing Unit that accelerates execution of application hot spots identified from binary execution traces.
Assunto:	Engenharia electrotécnica, electrónica e informática Electrical engineering, Electronic engineering, Information engineering
Áreas do conhecimento:	Ciências da engenharia e tecnologias::Engenharia electrotécnica, electrónica e informática Engineering and technology::Electrical engineering, Electronic engineering, Information engineering
DOI:	10.34626/q9xv-tf60
Identificador TID:	201298961
URI:	https://hdl.handle.net/10216/89313
Tipo de Documento:	Dissertação
Condições de Acesso:	openAccess
Aparece nas coleções:	FEUP - Dissertação

Todos os registos no repositório estão protegidos por leis de copyright, com todos os direitos reservados.