Please use this identifier to cite or link to this item:
Author(s): Filipe Miguel Teixeira Monteiro
Title: Clock Synchronization for Many-Core Processors
Issue Date: 2016-07-20
Description: In this dissertation we propose to develop, implement, and validate a software based clock synchronization algorithm in a many-core processor architecture, specifically the Kalray MPPA-256 architecture. This work was the objective of reducing the effect of clock skew in many-core architectures, so that we can take full advantage of this hardware type in real-time applications.
Subject: Engenharia electrotécnica, electrónica e informática
Electrical engineering, Electronic engineering, Information engineering
Scientific areas: Ciências da engenharia e tecnologias::Engenharia electrotécnica, electrónica e informática
Engineering and technology::Electrical engineering, Electronic engineering, Information engineering
TID identifier: 201303272
Document Type: Dissertação
Rights: openAccess
Appears in Collections:FEUP - Dissertação

Files in This Item:
File Description SizeFormat 
139550.pdfClock Synchronization for Many-Core Processors1.51 MBAdobe PDFView/Open

This item is licensed under a Creative Commons License Creative Commons