Fault-Tolerance: new trends for digital circuits

Please use this identifier to cite or link to this item: https://hdl.handle.net/10216/84997

Full metadata record

DC Field	Value	Language
dc.creator	J. Santos
dc.creator	José Martins Ferreira
dc.date.accessioned	2019-02-05T07:47:23Z	-
dc.date.available	2019-02-05T07:47:23Z	-
dc.date.issued	1998
dc.identifier.other	sigarra:54891
dc.identifier.uri	https://repositorio-aberto.up.pt/handle/10216/84997	-
dc.description.abstract	Fault-tolerance usually means expensive designs. The solution proposed by the authors allows fault detection in cost effective designs, with a small overhead, and may also correct some output patterns providing a discrete fault-tolerance.
dc.language.iso	eng
dc.relation.ispartof	Proceedings of the 5th IEEE International Conference on Electronics, Circuits and Systems
dc.rights	openAccess
dc.rights.uri	https://creativecommons.org/licenses/by-nc/4.0/
dc.subject	Engenharia electrotécnica, Engenharia electrotécnica, electrónica e informática
dc.subject	Electrical engineering, Electrical engineering, Electronic engineering, Information engineering
dc.title	Fault-Tolerance: new trends for digital circuits
dc.type	Artigo em Livro de Atas de Conferência Internacional
dc.contributor.uporto	Faculdade de Engenharia
dc.subject.fos	Ciências da engenharia e tecnologias::Engenharia electrotécnica, electrónica e informática
dc.subject.fos	Engineering and technology::Electrical engineering, Electronic engineering, Information engineering
Appears in Collections:	FEUP - Artigo em Livro de Atas de Conferência Internacional

Files in This Item:

File	Description	Size	Format
54891.pdf	Fault Tolerance: New Trends for Digital Circuits	213.19 kB	Adobe PDF	View/Open

This item is licensed under a Creative Commons License