Please use this identifier to cite or link to this item:
https://hdl.handle.net/10216/84890
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.creator | Manuel Gericota | |
dc.creator | Gustavo Alves | |
dc.creator | Miguel Lino Magalhães da Silva | |
dc.creator | José Manuel Martins Ferreira | |
dc.date.accessioned | 2019-02-03T12:21:37Z | - |
dc.date.available | 2019-02-03T12:21:37Z | - |
dc.date.issued | 2002 | |
dc.identifier.other | sigarra:53942 | |
dc.identifier.uri | https://repositorio-aberto.up.pt/handle/10216/84890 | - |
dc.description.abstract | The new partial and dynamic reconfigurable features offered by new generations of SRAM-based FPGAs may be used to improve the dependability of reconfigurable hardware platforms through the implementation of on-line concurrent testing / fault tolerance mechanisms. However, such mechanisms imply the existence of new test strategies that do not interfere with the current system functionality.The AR2T (Active Replication and Release for Testing) technique is a set of procedures that enables the implementation of a truly non-intrusive structural on-line concurrent testing approach, detecting and avoiding permanent faults and correcting errors due to transient faults. Experimental results prove the effectiveness of these solutions. In relation to a previous technique proposed by the authors as part of the DRAFT FPGA concurrent test methodology, AR2T extends the range of circuits that can be replicated, by introducing a small replication aid block. | |
dc.language.iso | eng | |
dc.relation.ispartof | Proceedings of the 7th IEEE European Test Workshop (ETW'02) | |
dc.rights | openAccess | |
dc.rights.uri | https://creativecommons.org/licenses/by-nc/4.0/ | |
dc.subject | Engenharia electrotécnica, Engenharia electrotécnica, electrónica e informática | |
dc.subject | Electrical engineering, Electrical engineering, Electronic engineering, Information engineering | |
dc.title | AR2T : implementing a truly SRAM-based FPGA on-line concurrent testing | |
dc.type | Artigo em Livro de Atas de Conferência Internacional | |
dc.contributor.uporto | Faculdade de Engenharia | |
dc.subject.fos | Ciências da engenharia e tecnologias::Engenharia electrotécnica, electrónica e informática | |
dc.subject.fos | Engineering and technology::Electrical engineering, Electronic engineering, Information engineering | |
Appears in Collections: | FEUP - Artigo em Livro de Atas de Conferência Internacional |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
53942.pdf | AR2T : implementing a truly SRAM-based FPGA on-line concurrent testing | 213.63 kB | Adobe PDF | View/Open |
This item is licensed under a Creative Commons License