Please use this identifier to cite or link to this item: https://hdl.handle.net/10216/84640
Author(s): Manuel G. Gericota
Gustavo R. Alves
Miguel L. Silva
José M. Ferreira
Title: Programmable logic devices: a test approach for the Input / Output blocks and Pad-to-Pin interconnections
Issue Date: 2003
Abstract: Dynamically reconfigurable systems based on partial and dynamically reconfigurable FPGAs may have their functionality partially modified at run-time without stopping the operation of the whole system. The efficient management of the logic space available is one of the biggest problems faced by these systems. When the sequence of reconfigurations to be performed is not predictable, resource allocation decisions have to be made on-line. A rearrangement may be necessary to get enough contiguous space to implement incoming functions, avoiding the spreading of their components and the resulting degradation of system performance.A new software tool that helps to handle the problems posed by the consecutive reconfiguration of the same logic space is presented in this paper. This tool uses a novel on-line rearrangement procedure to solve fragmentation problems and to rearrange the logic space in a way completely transparent to the applications currently running.
Subject: Engenharia electrotécnica, electrónica e informática
Electrical engineering, Electronic engineering, Information engineering
Scientific areas: Ciências da engenharia e tecnologias::Engenharia electrotécnica, electrónica e informática
Engineering and technology::Electrical engineering, Electronic engineering, Information engineering
URI: https://repositorio-aberto.up.pt/handle/10216/84640
Source: Proceedings of the 4th IEEE Latin American Test Workshop (LATW 03)
Document Type: Artigo em Livro de Atas de Conferência Internacional
Rights: openAccess
License: https://creativecommons.org/licenses/by-nc/4.0/
Appears in Collections:FEUP - Artigo em Livro de Atas de Conferência Internacional

Files in This Item:
File Description SizeFormat 
58727.pdfProgrammable Logic Devices: A Test Approach for the Input / Output Blocks and Pad-to-Pin Interconnections354.19 kBAdobe PDFThumbnail
View/Open


This item is licensed under a Creative Commons License Creative Commons