Please use this identifier to cite or link to this item:
https://hdl.handle.net/10216/84075| Author(s): | José Manuel Martins Ferreira Ukbagiorgis Iyasu Gebremeskel |
| Title: | An IEEE 1149.x Embedded Test Coprocessor |
| Issue Date: | 2014-07 |
| Abstract: | This paper describes a microprogrammed architecture for an embedded coprocessor that is ableto control IEEE 1149.1 to IEEE 1149.7 test infrastructures, and explains how to expand the supportedtest command set. The coprocessor uses a fast simplex link (FSL) channel to interface a32-bit MicroBlaze CPU, but it can work with any microprocessor core that accepts this simpleFIFO-based interface method. The implementation cost (logic resource usage for a Xilinx Spartan6FPGA) and the performance data (operating frequency) are presented for a test command setcomprising two parts: 1) the full IEEE 1149.1 structural test operations; 2) a subset of IEEE 1149.7operations selected to illustrate the implementation of advanced scan formats. |
| Subject: | Engenharia electrotécnica, Engenharia electrotécnica, electrónica e informática Electrical engineering, Electrical engineering, Electronic engineering, Information engineering |
| Scientific areas: | Ciências da engenharia e tecnologias::Engenharia electrotécnica, electrónica e informática Engineering and technology::Electrical engineering, Electronic engineering, Information engineering |
| DOI: | 10.4236/cs.2014.57019 |
| URI: | https://hdl.handle.net/10216/84075 |
| Document Type: | Artigo em Revista Científica Internacional |
| Rights: | openAccess |
| License: | https://creativecommons.org/licenses/by-nc/4.0/ |
| Appears in Collections: | FEUP - Artigo em Revista Científica Internacional |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| 136028.pdf | 1.42 MB | Adobe PDF |  View/Open |
This item is licensed under a Creative Commons License
