Please use this identifier to cite or link to this item: https://hdl.handle.net/10216/106557
Author(s): Artur Jorge Alves Antunes
Title: Implementação em Verilog de Codificador/Descodificador Reed-Solomon FEC.
Issue Date: 2017-07-14
Subject: Engenharia electrotécnica, electrónica e informática
Electrical engineering, Electronic engineering, Information engineering
Scientific areas: Ciências da engenharia e tecnologias::Engenharia electrotécnica, electrónica e informática
Engineering and technology::Electrical engineering, Electronic engineering, Information engineering
TID identifier: 201795655
URI: https://hdl.handle.net/10216/106557
Document Type: Dissertação
Rights: openAccess
Appears in Collections:FEUP - Dissertação

Files in This Item:
File Description SizeFormat 
205906.pdfVerilog Implementation of a Forward Error Correcting Reed Solomon Encoder and Decoder552.67 kBAdobe PDFThumbnail
View/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.