Please use this identifier to cite or link to this item: https://hdl.handle.net/10216/70153
Full metadata record
DC FieldValueLanguage
dc.creatorHugo Marques
dc.creatorJoão Canas Ferreira
dc.date.accessioned2019-02-03T04:52:56Z-
dc.date.available2019-02-03T04:52:56Z-
dc.date.issued2013
dc.identifier.othersigarra:64984
dc.identifier.urihttps://repositorio-aberto.up.pt/handle/10216/70153-
dc.description.abstractThis paper presents a demonstrator for partial reconfiguration of FPGAs applied to image processing tasks. The main goal of the project is to develop an environment whichallows users to assess some of the advantages of using dynamic reconfiguration. The demonstration platform is built around a Xilinx Virtex-5 FPGA, which is used to implement a chain of four reconfigurable filters for processing images. Using a graphical interface, the user can choose which filter goes into which reconfigurable slot, submit images for processing and visualize the outcome of the whole process.
dc.language.isoeng
dc.relation.ispartofActas IX Jornadas sobre Sistemas Reconfiguráveis
dc.rightsopenAccess
dc.rights.urihttps://creativecommons.org/licenses/by-nc/4.0/
dc.subjectEngenharia electrotécnica, electrónica e informática
dc.subjectElectrical engineering, Electronic engineering, Information engineering
dc.titleA remote demonstrator for dynamic FPGA reconfiguration
dc.typeArtigo em Livro de Atas de Conferência Nacional
dc.contributor.uportoFaculdade de Engenharia
dc.subject.fosCiências da engenharia e tecnologias::Engenharia electrotécnica, electrónica e informática
dc.subject.fosEngineering and technology::Electrical engineering, Electronic engineering, Information engineering
Appears in Collections:FEUP - Artigo em Livro de Atas de Conferência Nacional

Files in This Item:
File Description SizeFormat 
64984.pdfA Remote Demonstrator for Dynamic FPGA Reconfiguration323.42 kBAdobe PDFThumbnail
View/Open


This item is licensed under a Creative Commons License Creative Commons