Please use this identifier to cite or link to this item: http://hdl.handle.net/10216/114390
Author(s): Ricardo Azevedo Araújo
Title: Study and Implementation of Optimized Solutions for Re-Configurable Logic over ASIC Design Flow
Issue Date: 2018-07-18
Description: The intent of this thesis ,as proposed by Synopsys, is to develop a process by which specific circuits of an ASIC design are replaced by reconfigurable logic using a limited sub-set of technology standard cells. The usage will be targeted to control logic, which has typically lower frequency requirements. The work shall focus on a flow that minimizes the involvement of the ASIC RTL designer and comply with the verification needs concerning name mapping between original RTL and produced circuit. During the development of the new flow other works on the subject, such as the one done in the previous thesis "Automatic implementation of a re-configurable logic over ASIC design flow" also developed at Synopsys, will be considered and solutions already developed but unsuccessfully will be ruled out.
Subject: Engenharia electrotécnica, electrónica e informática
Electrical engineering, Electronic engineering, Information engineering
URI: http://hdl.handle.net/10216/114390
Document Type: Dissertação
Rights: openAccess
Appears in Collections:FEUP - Dissertação

Files in This Item:
File Description SizeFormat 
278947.pdfStudy and Implementation of Optimized Solutions for Re-Configurable Logic over ASIC Design Flow3.2 MBAdobe PDFThumbnail
View/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.