Utilize este identificador para referenciar este registo:
https://hdl.handle.net/10216/85045
Autor(es): | Manuel Gericota Gustavo Costa Alves Miguel L. Silva José Martins Ferreira |
Título: | DRAFT: An On-line Fault Detection Method for Dynamic and Partially Reconfigurable FPGAs |
Data de publicação: | 2001 |
Resumo: | Reconfigurable systems have benefited of the novel partial dynamic reconfiguration features of recent FPGA devices. Enabling the concurrent reconfiguration without disturbing system operation, this technology has raised a new test challenge: to assure a continuously fault-free operation, independently of the circuit present after many reconfiguration processes, testing the FPGA without disturbing the whole system operation. Re-using the IEEE 1149.1 infrastructure, already widely used for In-System Programming, and exploiting the same dynamic and partially reconfigurable features underlying this test challenge, this paper develops a new structural concurrent test approach able to detect faults and introduce fault tolerance features, without disturbing system operation, in the field and throughout its lifetime. |
Assunto: | Engenharia electrotécnica, Ciências da educação Electrical engineering, Educational sciences |
Áreas do conhecimento: | Ciências sociais::Ciências da educação Social sciences::Educational sciences |
URI: | https://hdl.handle.net/10216/85045 |
Fonte: | Proceedings of the 7th Internatinal On-Line Testing Workshop IOLTW'01 |
Tipo de Documento: | Artigo em Livro de Atas de Conferência Internacional |
Condições de Acesso: | openAccess |
Licença: | https://creativecommons.org/licenses/by-nc/4.0/ |
Aparece nas coleções: | FEUP - Artigo em Livro de Atas de Conferência Internacional |
Ficheiros deste registo:
Ficheiro | Descrição | Tamanho | Formato | |
---|---|---|---|---|
53087.pdf | DRAFT: An On-line Fault Detection Method for Dynamic and Partially Reconfigurable FPGAs | 154.43 kB | Adobe PDF | Ver/Abrir |
Este registo está protegido por Licença Creative Commons