Utilize este identificador para referenciar este registo: https://hdl.handle.net/10216/85031
Autor(es): Manuel Gericota
Gustavo Costa Alves
José Martins Ferreira
Título: Dynamically rotate and free for test: the aath for FPGA concurrent test
Data de publicação: 2001
Resumo: Dynamically reconfigurable systems have benefited from a new class of FPGAs, recently introduced into the market, that enables partial and dynamic reconfiguration.While enabling concurrent reconfiguration without disturbing the system operation, this technology also raises a new test challenge: to assure a continuously fault-free operation, independently of the circuit present after many reconfiguration processes. A new structural concurrent test method, recently proposed by the authors and based on the principle of replicating and freeing the resources to be tested, raised several questions, one of them being: what strategy to follow in the process of dynamically replicating and freeing those resources?This paper presents a strategy to free the resources to be tested and the results of a series of simulation experiments made with the objective of finding the best methodology to achieve it.
Assunto: Engenharia electrotécnica, Engenharia electrotécnica, electrónica e informática
Electrical engineering, Electrical engineering, Electronic engineering, Information engineering
Áreas do conhecimento: Ciências da engenharia e tecnologias::Engenharia electrotécnica, electrónica e informática
Engineering and technology::Electrical engineering, Electronic engineering, Information engineering
URI: https://repositorio-aberto.up.pt/handle/10216/85031
Fonte: Proceedings of the 2nd Latin America Test Workshop LATW'01
Tipo de Documento: Artigo em Livro de Atas de Conferência Internacional
Condições de Acesso: openAccess
Licença: https://creativecommons.org/licenses/by-nc/4.0/
Aparece nas coleções:FEUP - Artigo em Livro de Atas de Conferência Internacional

Ficheiros deste registo:
Ficheiro Descrição TamanhoFormato 
52088.pdfDynamically Rotate And Free for Test: The Path for FPGA Concurrent Test442.14 kBAdobe PDFThumbnail
Ver/Abrir


Este registo está protegido por Licença Creative Commons Creative Commons