Please use this identifier to cite or link to this item: https://hdl.handle.net/10216/84523
Full metadata record
DC FieldValueLanguage
dc.creatorJosé Martins Ferreira
dc.creatorJosé Silva Matos
dc.creatorF. Jong
dc.date.accessioned2019-02-01T00:38:47Z-
dc.date.available2019-02-01T00:38:47Z-
dc.date.issued1990
dc.identifier.othersigarra:52595
dc.identifier.urihttps://repositorio-aberto.up.pt/handle/10216/84523-
dc.language.isopor
dc.relation.ispartof7th European Design for Testability Workshop
dc.rightsopenAccess
dc.rights.urihttps://creativecommons.org/licenses/by-nc/4.0/
dc.subjectEngenharia electrotécnica, Engenharia electrotécnica, electrónica e informática
dc.subjectElectrical engineering, Electrical engineering, Electronic engineering, Information engineering
dc.titleBoard testing with boundary scan: TPG strategy
dc.typeArtigo em Livro de Atas de Conferência Internacional
dc.contributor.uportoFaculdade de Engenharia
dc.subject.fosCiências da engenharia e tecnologias::Engenharia electrotécnica, electrónica e informática
dc.subject.fosEngineering and technology::Electrical engineering, Electronic engineering, Information engineering
Appears in Collections:FEUP - Artigo em Livro de Atas de Conferência Internacional

Files in This Item:
File Description SizeFormat 
52595.pdfBoard Testing with Boundary Scan: TPG Strategy646.15 kBAdobe PDFThumbnail
View/Open


This item is licensed under a Creative Commons License Creative Commons