Utilize este identificador para referenciar este registo:
https://hdl.handle.net/10216/122196
Autor(es): | Afonso de Sá Reis |
Título: | Accelerating the training of convolutional neural network |
Data de publicação: | 2019-07-09 |
Descrição: | The objective of this report is to implement a Convolutional Neural Network (CNN) in an FPGA, with a main focus on accelerating the training, using Maxeler technology as a way to compile higher level code directly into hardware.Neural Networks are one of the most commonly used models used in all sorts of tasks in Machine Learning. This type of network is mostly used for image recognition/generation, since a few layers ( convolutional, pooling) can be viewed as image operations to find features, which are then combined in the fully connected layer(s) and used to produce the output. |
Assunto: | Engenharia electrotécnica, electrónica e informática Electrical engineering, Electronic engineering, Information engineering |
Áreas do conhecimento: | Ciências da engenharia e tecnologias::Engenharia electrotécnica, electrónica e informática Engineering and technology::Electrical engineering, Electronic engineering, Information engineering |
Identificador TID: | 202388611 |
URI: | https://hdl.handle.net/10216/122196 |
Tipo de Documento: | Dissertação |
Condições de Acesso: | openAccess |
Aparece nas coleções: | FEUP - Dissertação |
Ficheiros deste registo:
Ficheiro | Descrição | Tamanho | Formato | |
---|---|---|---|---|
350787.pdf | Accelerating the training of convolutional neural network | 1.87 MB | Adobe PDF | Ver/Abrir |
Todos os registos no repositório estão protegidos por leis de copyright, com todos os direitos reservados.